曙海教育集團
上海:021-51875830 北京:010-51292078
西安:029-86699670 南京:4008699035
成都:4008699035 武漢:027-50767718
廣州:4008699035 深圳:4008699035
沈陽:024-31298103 石家莊:4008699035☆
全國統(tǒng)一報名免費電話:4008699035 微信:shuhaipeixun或15921673576 QQ:1299983702
首頁 課程表 報名 在線聊 講師 品牌 QQ聊 活動 就業(yè)
嵌入式OS--4G手機操作系統(tǒng)
嵌入式硬件設(shè)計
Altium Designer Layout高速硬件設(shè)計
開發(fā)語言/數(shù)據(jù)庫/軟硬件測試
芯片設(shè)計/大規(guī)模集成電路VLSI
其他類
 
  Silicon-package-board co-design培訓(xùn)
   班級規(guī)模及環(huán)境--熱線:4008699035 手機:15921673576( 微信同號)
       每期人數(shù)限3到5人。
   上課時間和地點
上課地點:【上海】:同濟大學(xué)(滬西)/新城金郡商務(wù)樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學(xué)成教院 【北京分部】:北京中山學(xué)院/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領(lǐng)館區(qū)1號(中和大道) 【沈陽分部】:沈陽理工大學(xué)/六宅臻品 【鄭州分部】:鄭州大學(xué)/錦華大廈 【石家莊分部】:河北科技大學(xué)/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協(xié)同大廈
最近開課時間(周末班/連續(xù)班/晚班)
Silicon-package-board co-design培訓(xùn):2020年3月16日
   實驗設(shè)備
     ☆資深工程師授課

        
        ☆注重質(zhì)量
        ☆邊講邊練

        ☆合格學(xué)員免費推薦工作

        ☆合格學(xué)員免費頒發(fā)相關(guān)工程師等資格證書,提升您的職業(yè)資質(zhì)

        專注高端培訓(xùn)15年,端海提供的證書得到本行業(yè)的廣泛認可,學(xué)員的能力
        得到大家的認同,受到用人單位的廣泛贊譽。

        ★實驗設(shè)備請點擊這兒查看★
   最新優(yōu)惠
       ◆請咨詢客服。
   質(zhì)量保障

        1、培訓(xùn)過程中,如有部分內(nèi)容理解不透或消化不好,可免費在以后培訓(xùn)班中重聽;
        2、培訓(xùn)結(jié)束后,授課老師留給學(xué)員聯(lián)系方式,保障培訓(xùn)效果,免費提供課后技術(shù)支持。
        3、培訓(xùn)合格學(xué)員可享受免費推薦就業(yè)機會。

  Silicon-package-board co-design培訓(xùn)


第一階段 Allegro AMS Simulator

Course Description

The Allegro? AMS Simulator course starts with the basics of entering a design for simulation and builds a solid foundation in the overall use of the software. You run DC Bias simulations, transient analysis simulations, and sweep simulations, allowing you to sweep component values, operating frequencies, or global parameters. You also have the opportunity to simulate several types of analog circuits, transformers, digital circuits, and mixed analog and digital circuits.

Learning Objectives

After completing this course you will be able to:

  • Enter a design for simulation
  • Run DC bias, DC sweep, and AC sweep analyses
  • Edit a stimulus and run a parametric analysis
  • Edit models, run a Monte Carlo analysis, create subcircuits, and create parts for simulation from a model or subcircuit definition
  • Create linear and non-linear transformers, and perform temperature, worst-case, and noise analysis
  • Apply analog behavioral modeling and run digital and mixed analog and digital simulation

Course Agenda

Note that this course can be tailored to better meet your needs?–?contact the Cadence training staff?for specifics.

Unit 1

  • Building a design for simulation
  • Setting up and running DC bias point analysis
  • Setting up and running DC and AC sweep analyses
  • Viewing simulation results in the probe window
  • Setting up sources and using markers
  • Creating and simulating a text netlist
  • Accessing the stimulus editor using VSTIM, ISTIM, and DIGSTIM Running transient analysis

Unit 2

  • Examining common simulation errors
  • Creating linear and non-linear transformers
  • Setting up and running parametric analysis
  • Creating a subcircuit
  • Performing temperature analysis
  • Configuring and running Monte Carlo analysis
  • Simulating with hierarchical blocks and symbols

Unit 3

  • Running simulations using analog behavioral modeling
  • Using digital components in a design
  • Combining analog and digital components in designs
  • Using performance analysis and creating goal functions
  • Setting up and running worst-case analysis
  • Setting up and running noise analysis
第二階段 Allegro Design Entry HDL Front-to-Back Flow

Course Description

In this course, you create board-level schematic designs with Design Entry HDL. You explore the integration between Design Entry HDL and other tools in the design flow, including the Allegro? PCB Editor. You follow the design flow by creating a schematic and taking it all the way through board layout.

Although board layout is introduced as part of the front-to-back flow, this is not a board layout course. Also, schematic or footprint library development is not included in this course. See the Related Courses below.

Learning Objectives

After completing this course, you will be able to:

  • Set up new projects
  • Create a flat, multisheet design
  • Check the design
  • Use part tables
  • Package a design
  • Create and customize a bill of materials
  • Build a hierarchical design
  • Use schematic properties to control part placement
  • Use the Constraint Manager to define high-speed routing requirements in Design Entry HDL
  • Transfer the design to the PCB Editor
  • Place parts manually
  • Autoroute with the PCB Router
  • Compare the schematic and layout
  • Synchronize design differences
  • Incorporate engineering changes
  • Link projects together in a team-design scenario
  • Reuse a hierarchical block and associated layout in another design

Course Sessions

Note that this course can be tailored to better meet your needs –?contact the Cadence training staff?for specifics.

Session 1

  • Getting Started
  • Project Setup

Session 2

  • Design Entry and Packaging

Session 3

  • Hierarchical and Team Design

Session 4

  • Design Rules
  • Rules-Driven Layout

Session 5

  • Engineering Changes

 

主站蜘蛛池模板: 久久综合狠狠综合久久| 成人综合激情| 欧美激情中文字幕综合一区| 综合精品欧美日韩国产在线| 狠狠综合久久综合88亚洲| 在线亚洲97se亚洲综合在线| 国产成人亚洲综合无码| 2021精品国产综合久久| 一97日本道伊人久久综合影院| 五月丁香综合激情六月久久 | 日韩欧美综合在线| 一本色道久久综合| 亚洲精品第一国产综合精品99| 亚洲综合第一页| 欧美偷窥清纯综合图区| 色综合中文综合网| 色妞色综合久久夜夜| 国产香蕉尹人综合在线| 国产成人AV综合久久| 国产精品欧美亚洲日本综合| 狠狠色综合网站久久久久久久高清| 一本一道色欲综合网中文字幕| 亚洲色欧美色国产综合色| 精品亚洲综合在线第一区| 久久久久久久综合日本| 国产成人综合亚洲欧美天堂| 色综合伊人色综合网站| 成人综合伊人五月婷久久| 少妇人妻综合久久中文字幕| 国产综合精品蜜芽| 91久久婷婷国产综合精品青草| 亚洲综合网站色欲色欲| 一本一本久久a久久精品综合麻豆| 国产91色综合久久免费| 五月丁香综合缴情六月小说| 狠狠色丁香婷婷综合激情| 一本色道久久综合亚洲精品| 久久婷婷是五月综合色狠狠| 九月丁香婷婷亚洲综合色| 国产成人综合亚洲欧美天堂| 亚洲欧美综合网|